

LAMINATED VARISTOR

Patent number: JP2002184609
Publication date: 2002-06-28
Inventor: KAWADA KUNIYOSHI; TOMINAGA TORU; MORIMOTO MASASHI; SHIKAMA TAKASHI; SAKAMOTO YUKIO
Applicant: MURATA MANUFACTURING CO
Classification:
- **international:** H01C7/10
- **european:**
Application number: JP20000380220 20001214
Priority number(s): JP20000380220 20001214

[Report a data error here](#)

Abstract of JP2002184609

PROBLEM TO BE SOLVED: To provide a laminated varistor which has low electrostatic capacity and low varistor voltage, and is kept uniform in electrostatic capacitance and surge resistance. **SOLUTION:** In a laminated varistor, having a structure where varistor-forming material layers and internal electrodes are laminated alternately, internal electrodes 2a and 2b adjacent to each other through the intermediary of a varistor-forming material layer are arranged, crossing each other in plan view. At least a part of a non-intersecting part at the root of the internal electrode is made wider than its part intersecting the adjacent internal electrode through the intermediary of the varistor forming material layer. The internal electrode is made to intersect the adjacent internal electrode at an angle (intersection angle) of approximately, 90 deg. through the intermediary of a varistor forming material layer.

Data supplied from the **esp@cenet** database - Worldwide